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Abstract 
 
In this paper, several bit-serial, high-order 
implementations of cascade, lattice and direct- 
form FIR filters using Distributed Arithmetic 
(DA) are studied. Although lattice and cascade 
structures present many interesting properties 
related to quantification error and stability, they 
DA versions has not been thoroughly compared. 
Three types of filters with their particular bit- 
serial DA model error have been constructed 
using an ALTERA 10K50 FPGA and they area- 
time figure is analysed. Mains results show that a 
60th order bit-serial cascade and direct-form 
implementation with nearly 4MHz and  a  40th 
order  lattice  structure  with  7.5MHz  can  be 
implemented. Moreover, in contrast to the first 
structures,  the  lattice  filter  presents  the  lower 
quantification error. 
language. Finally, DA error models of the three 
previous structures are described. To the best of our 
knowledge, in the FPGA-related technical literature 
mainly DA direct form filters have been studied 
[6,7]. Furthermore, most of these works do not 
implement high-order filters. 
 
In the next section, DA fundamentals and the 
proposed architectures for each kind of filter are 
reviewed. In Section 3 the results of the FPGA 
implementation of the structures are presented. 
Finally, an error model is discussed in Section IV. 
 
2.   DA structures 
 
The FIR filter operation (eq.1) can be expressed by 
(eq.2) using the 2’s complement representation of 
the x[n] input samples of N bits. 
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1.  Introduction 
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Distributed   Arithmetic   (DA)   is   a   well-known 
method  [1,2]  to  save  resources  in  multiply-and- 
accumulate structures (MAC) utilised to implement 
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(Eq.2) 
DSP functions. This arithmetic trades memory for 
combinatory elements, resulting ideal to implement 
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custom DSP (CDSP) in LUT-based FPGAs [3]. In 
addition to a DA implementation, the designer also 
can   select   from   a   bit-serial   to   a   full-parallel 
implementation to trade bandwidth for resource 
utilisation [4]. 
 
Cascade and lattice structures present several 
interesting  properties  such  as  low  quantification 
error and high-stability in their coefficients. 
Moreover, lattice cells can be easily expanded 
without a full-redesign [5]. In this way, the goal of 
this paper is to implement FPGA based direct-form, 
cascade and lattice high-order FIR filters by using 
bit-serial  DA.  The  resultant  topologies  are 
compared  in  both  area  and  speed.  Pipeline 
techniques and scalable parameters are included in 
the   designs   by   using   a   hardware   description 
The terms in brackets in Eq.2 can be pre-calculated, 
saved into a memory and addressed by xt,n (Table I). 
Considering that each xtn  can only take two values 
(‘0’ or ‘1’), each product term reaches one of the 
2
(N-1) 
possible values. 
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DA direct-form implementation 
In a DA bit-serial implementation of a FIR filter, 
f clk 
s n 
 
L 
(Eq.4)
 
each product term is addressed once per bit (the 
MSB bit is the sign bit). After the last product-term 
has been obtained, it is added with its appropriate 
shift with the rest of the product term previously 
added. 
Despite  the  increment  of  registers  in  the  DA 
pipeline version, the final area resources increase 
slightly, due to the FPGA structure. 
 
DA cascade filter implementation 
A linear phase FIR filter can be factorised in several 
4th order sections to obtain a reduction in area. The 
structure of these sections can be DA adapted with 
the symmetry equation (eq.5) that represents the k
th 
section of a T order filter and its expansion in DA 
product terms (eq.6). Last equation represents the 
basic  cell  of  a  cascade  structure  that  can  be 
designed by using a bit-serial approach (fig.2). 
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Fig.1 Bit-serial DA direct-form FIR filter 
 
The  structure  that  represents  the  direct-form  FIR    
filter is showed in fig.1. Considering that the FPGA 
utilised  in  this  paper  has  4-inputs  LUTs,  the 
product-terms  larger  than  four  need  to  be  divided    
into r parts so 4 T/r, where T is the number of taps 
 
 
 
 
 
(Eq.6) 
of the filter. In short, the adders in the tree structure 
add   the   r   LUT   outputs.   Eventually,   a   shift 
accumulator  is  required  to  add  and  shift  each 
product term. Fig.1 represents a bit-serial 
implementation of a filter with samples of 8 bits. 
The output of the filter is obtained each eight clock 
cycles.  When  the  sign-bit  arrives,  a  subtraction 
Fig.2. Bit-serial DA cascade 4
th 
order cell. 
 
As a result of the latency generated by the pipeline, 
the cascade cell has extra registers (one per stage of 
pipeline) to synchronise the operation of the filter. 
The  eq.7  represents  the  real-time  frequency 
operation of the cascade structure. 
instead of an addition in the shift-accumulator is 
done. Finally, a symmetrical filter is implemented 
by using carry save adders before the LUT. Detailed 
f clk 
s n L 
fclk 
11 
 
(Eq.7) 
information  of  the  operation  can  be  obtained  in 
[1,4]. 
 
Additionally, the range of processing speed can be 
extended by pipelining the structure. The operation 
frequency (fs) can be expressed by eq.4, where L is 
DA lattice filter implementation 
The recursive equations that describe the lattice cell 
structures (eq.8) are used to obtain cascade 
implementations of M cells [5]. Both the f term and 
g term represent the forward and the backward 
prediction in a linear prediction filter structure. 
the latency and n the number of the bits of each 
input sample. 
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Using the DA equations (eq.9) we can reproduce 
the  f  and  g  terms  with  two  LUTs,  where  g’ 
represents the g(n-1) term. 
Figures 5 and 6 show both the real-time frequency 
operation and the area of the three types of filters. 
They indicate that the lattice filter uses more area 
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than the cascade and direct-form structures. 
However  this  two  options  represent  symmetrical 
version that approximately halves the area of a non- 
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symmetrical implementation of the same structures. 
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Fig.3. Bit-serial DA lattice cell. 
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Fig.5. DA bit-serial results in frequency. 
 
The fig.3 represents the formal DA implementation 
of these equations. Nevertheless, in this work also is 
proposed an improved structured that reduces the 
memory  requirements  (fig.4).  Only  is  needed  to 
save the coefficient (km) whereas both km+1 and 1 
values can be obtained from the carry input of the 
scaling accumulator. 
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Fig.6. DA bit-serial results in area. 
 
Fig.4. Bit-serial improved lattice cell. 
 
 
3.   FPGA implementation 
 
The filters described above were implemented in an 
ALTERA EPF10K50RC240-3 FPGA [8]. Default 
placement and routing compilation options were 
selected. The lpm_add_sub function from ALTERA 
was used. This parameterised component maps the 
pipelined carry-save adder. 
The bit-serial implementation of the lattice structure 
reaches a real-time operation nearly to 7.5MHz. In 
the  cascade  and  direct-form  structure  it 
continuously decreases to 4MHz. 
 
4. Bit-serial DA Error Model 
 
In this section, a DA error model of each structure 
taking the assumption that the rounding error (e[n]) 
and the data input (x[n]) are non correlated [5] is 
proposed. 
4  
i i 
i i 
4 
In DA bit-serial cascade structures (Fig.2), the error 
is modelled by eq.11, where em and ea (in grey) are 
the LUT and shift- accumulator rounding errors. 
error model of  the three  structures.  The conclusions 
from the research presented  are summarised as follows: 
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(Eq.11)  
 
1)   We can implement a bit-serial 40
th 
order lattice 
filter  in  a  10K50  device  with  a  real-time 
 
The variance of this error can be expressed as eq.12, 
where pm and pa  are the number of bits in both the 
frequency operation of 7.5MHz. The pipelined 
cascade and direct-form bit-serial 
th
 
memory and the shift-accumulator. 
implementations reach 4.5MHz and a 60 
in their symmetrical implementations. 
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2)   We have been presented a new improved lattice 
cell  than  reduce  the  memory  occupation  by 
cell 
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2
 12 
(Eq.12) 
1   2 
2 12 using the input carry in the shift-accumulator. 
The cell can be used to decrease or to increase 
the  order  of  the  lattice  filter  with  the  same 
A direct-form DA error model [9] is presented in 
(eq.13); r is the number of data samples partitions or 
memory partition. 
performance. 
3)   We have been offered a DA error model, which 
show that lattice structure represents the lowest 
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(Eq.13) 
rounding error while cascade has the highest. 
4)   Direct-form is more scalable than the rest of the 
structures and we can easily select the result 
i  0 j 1 i  0 
 
Furthermore, as a result of the 4-input LUT 
structures,  the  partition  of  the  memories  in  the 
FPGA case is limited by r  T/4 (T is the order of the 
filter). Eq.14 shows the variance of the error in the 
direct-form structure. 
precision (simple, double and full precision) 
whereas cascade and lattice present more 
difficulty to change the inner precision. 
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